Skip to main navigation Skip to search Skip to main content

Design and implementation 8 bit CPU architecture on Logisim for undergraduate learning support

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Computer Architecture consists of some basic design based on Computer Organization and Architecture (COA) such as logic design. Leading students to improve knowledge about COA needs a comprehensive learning with a working simulation of a simple 8-bit Central Processing Unit (CPU). The Design based on Von Neumann Architecture that generally includes Registers, Bus Interface, ALU, Memory and their structures. The CPU Architecture simulation used Logisim which capable to performs the digital logic simulation. Logisim has an ability to perform digital logic to build subcircuit become a larger circuit in a single environment from low-level combinational and sequential circuits to build a complete CPU. An undergraduate student has suffered to study COA with the theory that explained in several lessons, the lesson explained a structure and an architecture computer only. There are not providing a simulation that explained step by step computer architecture. This research to propose design and implementation 8-bit CPU (Central Processing Unit) architecture that designed and implemented step by step that created in Logisim and used the simplest design that is Mic-1. So the simulation easy to visualize then the Undergraduate Student can learn about the next competency which is to design and make a specific purpose computer.

Original languageEnglish
Title of host publicationProceedings - 2017 International Conference on Sustainable Information Engineering and Technology, SIET 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages132-137
Number of pages6
ISBN (Electronic)9781538621820
DOIs
Publication statusPublished - 2 Jul 2017
Event2017 International Conference on Sustainable Information Engineering and Technology, SIET 2017 - Batu City, Indonesia
Duration: 24 Nov 201725 Nov 2017

Publication series

NameProceedings - 2017 International Conference on Sustainable Information Engineering and Technology, SIET 2017
Volume2018-January

Conference

Conference2017 International Conference on Sustainable Information Engineering and Technology, SIET 2017
Country/TerritoryIndonesia
CityBatu City
Period24/11/1725/11/17

Keywords

  • 8 bit
  • CPU Architecture
  • Logisim
  • Undergraduate Learning Support

Fingerprint

Dive into the research topics of 'Design and implementation 8 bit CPU architecture on Logisim for undergraduate learning support'. Together they form a unique fingerprint.

Cite this